We propose efficient heuristics for placing input/output (I/O) pads around the VLSI chip boundary. The heuristics are based on the circuit connectivity and do not require the placement of cells. This is useful for cell placement methods that require the knowledge of I/O pad placement. Using these heuristics, several pad placement candidates can be generated as input to cell placement algorithms.
.
To solve this problem Tsay et al. [6] proposed a similar approach of Hall's [4] by solving for the eigenvectors of the modified connectivity matrix given by the following equation. B* B22 B21BllB12 (1) In practice, pad pair exchange produces a better and a more efficient placement. In this paper we present heuristics for pad placement. We also give some results obtained by running these heuristics over known industrial circuits. Tsay et al. [6] proposed a placement technique, Proud, based on the resistive network analogy. The slot constraints are bypassed, i.e. modules are considered as zero-area points and are not confined to the grid points. The method proceeds in two phases: First, slot-free placement is done by solving the linear system of equations represented by Eq. 7. Then, module shape and area are taken into consideration, and the chip is partitioned alternately in the vertical and horizontal directions along the cut axis. This process is repeated until each subregion consists of only one module.
CELL PLACEMENT
The I/O pad placement is used as the seed for the cell placement. The final cell placement is usually very sensitive to the pad placement.
PAD PLACEMENT
In practice, the chip boundary is rectilinear in shape, but to simplify circuit analysis we assume that the boundary is circular. Pads are to be placed at the boundary forming a circular ring, with neighbors equally apart from each other. In our approach, pad placement is done in two phases. First we try to find a circular ordering based on the connection graph of the circuit. Second, we try to compute the optimal rotation of that ordering.
Circular Ordering
Let the distance dij between pads and j be the shortest path length between and j in the circuit connection graph G(C, P, N), where [3] , to compute the single-source shortest-path for each pad in the connection graph. Dijkstra's algorithm runs in O(N log P + C), therefore the' construction of the pad distance graph runs in O(PN log P + C).
Given a circular ordering we define the ordering length as the sum of the distances between adjacent pads in the ordering. The problem of finding a circular ordering with the minimum length is equivalent to finding the shortest traveling salesman tour (i.e., a closed tour that visits each vertex once and only once) in the distance graph. This problem is known to be NP-complete [5] , but there exist fast approximation algorithms that find cycles with at most one and a half the optimal tour cost [2] . We present an algorithm to compute a circular ordering of the pads. tour-length 14
Slot-free cell placement. Fig. 1 shows a pad distance graph for a circuit with pads a, b, c and d. Using Eq. 7 we.computed the slot-free cell placement for pads ordering (abcd) and (bacd), and we get the placement shown in Fig. 2 . We note that the pads ordering corresponding to the shorter tour gave a better placement.
Rotation of Pad Ordering
Empirically, we have observed that a good pads ordering is not sufficient to guarantee a good cell placement. For a cell placement algorithm like Proud, the alignment of the cut-axis is also crucial to obtain a good cell placement. Given a pads ordering the angle at which the cut-axis is aligned has a major effect on the final placement. Fig. 3 shows a pads ordering with the slot-free cell placement (computed using Eq. 7) and one possible, cut-axis alignment.
To show the sensitivity of Proud to the cut-axis angle, we started with a pad placement and computed the cell placement using Proud, then we the cell placement for successive rotations by a small angle while preserving the pads ordering (similar in effect to changing the angle of the cut-axis). Table I shows the effect of pads ordering rotation for several circuits. In each circuit we used the procedure described above. The simplest way to find the best alignment angle for the cut-axis, can be done by incrementally rotating the pads ordering around the chip boundary and taking the alignment with the minimal cell placement cost. Unfortunately this procedure is computationally expensive because it requires a small rotational increment which in turn leads to many executions of the cell placement algorithm.
To approximate the alignment angle of the cutaxis, we compute the slot-free cell placement for the pads ordering using Eq. 7 (we assume that the chip boundary is circular). Note this does not involve computing the final cell placement. This gives us the optimal slot-free cell placement, where cells are t__ cut axis FIGURE 4 Aligning cluster orientation with cut axis. Our heuristics are iterative in the sense that several pads ordering candidates (by using different TSP tours) can be used to generate good pad and cell placements.
